An Insulator-Lined Silicon Substrate-Via Technology With High Aspect Ratio

نویسندگان

  • H. S. Momose
  • E. Morifuji
  • T. Yoshitomi
  • T. Ohguro
  • M. Saito
  • T. Mori
  • Joyce H. Wu
  • Jörg Scholvin
  • Jesús A. del Alamo
چکیده

We have developed a novel high-aspect ratio substratevia technology in silicon that features a SiN insulator liner. In this technology, the via is completely filled with electroplated Cu. We have demonstrated vias with an aspect ratio of 30 and we have verified the integrity of the liner in vias with an aspect ratio of 8. The impedance of individual vias was measured in the microwave regime using a high-frequency test structure. The measured inductance of vias with aspect ratios between 3 and 30 approach the theoretically expected values.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A new low-temperature high-aspect-ratio MEMS process using plasma activated wafer bonding

This paper presents the development and characterization of a new high-aspect-ratio MEMS process. The silicon-on-silicon (SOS) process utilizes dielectric barrier discharge surface activated low-temperature wafer bonding and deep reactive ion etching to achieve a high aspect ratio (feature width reduction-to-depth ratio of 1:31), while allowing for the fabrication of devices with a very high an...

متن کامل

160 Milliohm Thru-Wafer Interconnects with 10:1 Aspect Ratio

We present a novel approach for high-aspect ratio low resistance Thru-Wafer Interconnects for DoubleSided (TWIDS) fabrication of MicroElectroMechanical Systems (MEMS). The interconnects are formed by etching blind via holes in the handle substrate of an SOI (Silicon on Insulator) wafer, followed by filling the holes with copper, using sonic-assisted seedless copper electroplating process. This ...

متن کامل

A High Reliability and Low Loss Lateral RF Micromachined Relay

New lateral metal-contact micromachined switch using high aspect ratio cantilever beam with quasi-finite ground coplanar waveguide (FGCPW) configuration is proposed. It is fabricated by deep reactive ion etching (DRIE) process of silicon-on-insulator (SOI) wafer and shadow mask technology. It has demonstrated the switch operation up to 25 GHz. The insertion loss is less than 0.2 dB and isolatio...

متن کامل

Invited paper SOI Technology: An Opportunity for RF Designers?

This last decade silicon-on-insulator (SOI) MOSFET technology has demonstrated its potentialities for high frequency (reaching cutoff frequencies close to 500 GHz for n-MOSFETs) and for harsh environments (high temperature, radiation) commercial applications. For RF and system-onchip applications, SOI also presents the major advantage of providing high resistivity substrate capabilities, leadin...

متن کامل

Optimizing SOI Slot Waveguide Fabrication Tolerances and Strip-Slot Coupling for Very Efficient Optical Sensing

Slot waveguides are becoming more and more attractive optical components, especially for chemical and bio-chemical sensing. In this paper an accurate analysis of slot waveguide fabrication tolerances is carried out, in order to find optimum design criteria for either homogeneous or absorption sensing mechanisms, in cases of low and high aspect ratio slot waveguides. In particular, we have focus...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001